

**REMARKS**

The abstract, specification, and drawings have been amended to correct informalities. Claims 8, 9, and 17 rejected as unparticular. Applicant requests reconsideration. The claims 8, 9, and 17 have been accordingly amended. Claims 1 and 12 were rejected and unpatentable over Lim in view of Abaunza and in further view of Markarian. Claims 2, 4-6, 13 and 16 were rejected as unpatentable over Lim in view of Abaunza in Markarian in view of Levy. Claim 15 was rejected in view of Lim in view of Abaunza in view of Markarian in view of Durrant. Claim 14 was rejected in view of Abaunza in view Markarian in view of Schmid1. Claims 8, 9 and 17 were found otherwise allowable. Claims 7, 18, and 19 were objected to as depending of rejected based claims. Applicant requests reconsideration.

16        The specification was amended to recite that the even and odd  
17        timing signals are alternately processed by the loop filters. The  
18        specification teaches that "The mixers 52a and 52b respectively mix  
19        odd and even data with the gate sampled outputs of gate samplers  
20        48a and 48b to respectively provide  $e_{2k+1}$  odd and  $e_{2k}$  even timing  
21        signals that drive a loop filter 53, that in turn, controls a  
22        voltage controlled oscillator 54 used for generating the  $t_n$  timing  
23        signal." and teaches that "The  $e_{2k}$  even and  $e_{2k+1}$  odd timing error  
24        signals drive a loop filter 97 that in turn controls a VCO 98 that  
25        generates the  $e^{-j\hat{\theta}}$  phase adjustment signal 59.", in connection with  
26        the carrier phase synchronizer and the symbol time synchronizer,  
27        respectively. As it is understood that the timing signals are  
28        alternately signals, by virtue of the  $2kN$  and  $(2k+1)N$  alternating

1 times, the loop filter would process them alternately. The  
2 alternate timing signals are alternately processed. The  
3 specification now makes clear that the alternate timing signals are  
4 alternately processed by the loop filters.

5

6       Applicant extends appreciation for the thorough examination.  
7 The examination rejects the two independent base claims 1 and 12 as  
8 unpatentable. The examination is in error and hence the follow on  
9 unpatentable rejections of the depending claims becomes moot. As to  
10 base claims 1 and 12, there was fundamental failure to appreciate  
11 the nature of "data aided demodulation" purpose and the parallel  
12 processing architecture necessary to accomplish this purpose. It is  
13 firstly observed that the present invention generates the timing  
14 error signal from the input data signal itself rather than from a  
15 comparison between a received carrier signal and a local carrier  
16 signal. It is secondly observed that in order to provide the timing  
17 error signal from the input data signal itself, cross coupled or  
18 parallel processing is needed.

19

20       The specification describes two preferred embodiments. The  
21 related embodiment is directed to carrier phase tracking as claimed  
22 in the related application, whereas the present embodiment is  
23 directed to symbol timing tracking in the present application, both  
24 embodiments are commonly characterized as data aided tracking  
25 reflected by respective cross-coupled or parallel architectures as  
26 respectively shown in Figures 2B and 1B. Firstly, Figure 2B shows  
27 the carrier phase synchronizer with the inputs to mixers 92a and  
28 92b having cross-coupled parallel data timing inputs. Secondly,

1      Figure 1B shows the symbol time synchronizer having parallel timing  
2      paths as inputs to the mixers 52a and 52b. Both embodiments have  
3      parallel timing signals originating from transforms  $d(t)$  86 and 88,  
4      and 46a and 46b, that provide data aided clock signals that are  
5      effectively data signals, and hence, the timing synchronizers are  
6      data aided timing synchronizers.

7

8      Claim 1 and 12 recites inphase and quadrature serial data  
9      demodulators having filtering  $d(t)$  functions for generating odd and  
10     even filter responses in parallel that are then converted 50a and  
11     50b into data used to form the estimate of the input data sequence.  
12     In parallel to these paths are the inphase and quadrature error  
13     magnitude generator for generating error magnitude signals. The  
14     mixers 46a and 46b operating upon both the data and error magnitude  
15     signals are for generating the timing error signal by the loop  
16     filter 53. As such, the loop filter 53 timing error is derived in  
17     part from the odd and even data signals, and hence, the timing  
18     error signal generation is data aided.

19

20     This is in contrast to the primary reference Lim, and  
21     particularly the phase error generator 117, including the  
22     respective I and Q phase error generators 118 and 119,  
23     respectively, as shown in Figure 8. As shown, there is no cross  
24     coupling between the error generators 118 and 119. The error  
25     generator 118 is further shown in detail in Figure 13, showing an  
26     expanded filter arrangement using a fix frequency input of  
27     10.76MHz. This fixed frequency signal is used for coherent error  
28     phase detection between the input pilot tone and a local oscillator

1 for providing local coherent phase error signal generation, as is  
2 well known in the art. The system of Lim does not include data aid  
3 timing error generation, nor is any such capability discussed or  
4 even remotely suggested.

5

6 Abaunza is cited for generating odd and even data samples. As  
7 shown in Abaunza, the odd and even data signals are fed into a  
8 Synch Phase Reversal Detector 13 for monitoring the FIR filter  
9 output to determine whether the sync phase reversal signal has been  
10 transmitted within a predetermined window or time period. (Col 6  
11 line 10) As such, Abaunza does not teach data aided timing error  
12 generation. Further, there is no known way how Lima and Abaunza  
13 could be possibly combined along the lines of their respective  
14 teachings directed to different purposes and different  
15 architectures. Lim in view Abaunza does not teach nor suggest data  
16 aided error timing generation using parallel architectures for  
17 coupling data signals into an error-timing generator. Allowance of  
18 the claims is respectfully requested.

19

20

Respectfully Submitted

Derrick Michael Reid

21

Derrick Michael Reid

22

Derrick Michael Reid, Esq.

24

The Aerospace Corporation

25

PO Box 92957 M1/040

26

Los Angeles, Ca 90009-2957


27

Reg. No. 32,096


28

///

Annotated Sheet Showing Changes



Annotated Sheet Showing Changes



CARRIER PHASE SYNCHRONIZER

FIG. 2B